background image
®
OPA650
1
FEATURES
q
LOW POWER: 50mW
q
UNITY GAIN STABLE BANDWIDTH:
560MHz
q
LOW HARMONICS: –77dBc at 5MHz
q
FAST SETTLING TIME: 20ns to 0.01%
q
LOW INPUT BIAS CURRENT: 5
µ
A
q
DIFFERENTIAL GAIN/PHASE ERROR:
0.01%/0.03
°
q
HIGH OUTPUT CURRENT: 85mA
DESCRIPTION
The OPA650 is a low power, wideband voltage feed-
back operational amplifier. It features a high band-
width of 560MHz as well as a 12-bit settling time of
only 20ns. The low distortion allows its use in commu-
nications applications, while the wide bandwidth and
true differential input stage make it suitable for use in
a variety of active filter applications. Its low distortion
gives exceptional performance for telecommunica-
tions, medical imaging and video applications.
The OPA650 is internally compensated for unity-gain
stability. This amplifier has a fully symmetrical differ-
ential input due to its “classical” operational amplifier
circuit architecture. Its unusual combination of speed,
accuracy and low power make it an outstanding choice
for many portable, multi-channel and other high speed
applications, where power is at a premium.
The OPA650 is also available in dual (OPA2650) and
quad (OPA4650) configurations.
Wideband, Low Power Voltage Feedback
OPERATIONAL AMPLIFIER
OPA650
®
APPLICATIONS
q
HIGH RESOLUTION VIDEO
q
BASEBAND AMPLIFIER
q
CCD IMAGING AMPLIFIER
q
ULTRASOUND SIGNAL PROCESSING
q
ADC/DAC GAIN AMPLIFIER
q
ACTIVE FILTERS
q
HIGH SPEED INTEGRATORS
q
DIFFERENTIAL AMPLIFIER
OPA650
OPA650
Current
Mirror
Output
Stage
C
C
Inverting
Input
Non-Inverting
Input
+V
S
Output
–V
S
International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111
Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132
© 1994 Burr-Brown Corporation
PDS-1264F
Printed in U.S.A. March, 1998
background image
2
®
OPA650
NOTES: (1) An asterisk (
T
) specifies the same value as the grade to the left. (2) Frequency response can be strongly influenced by PC board parasitics. The OPA650
is nominally compensated assuming 2pF parasitic load. The demonstration boards show low parasitic layouts for the different package styles.
SPECIFICATIONS
At T
A
= +25
°
C, V
S
=
±
5V, R
L
= 100
, and R
FB
= 402
Ω,
unless otherwise noted. R
FB
= 25
for a gain of +1.
OPA650P, U, N
OPA650UB, NB
PARAMETER
CONDITIONS
MIN
TYP
MAX
MIN
TYP
MAX
UNITS
FREQUENCY RESPONSE
Closed-Loop Bandwidth
(2)
G = +1
560
T
(1)
MHz
G = +2
140
T
MHz
G = +5
37
T
MHz
G = +10
18
T
MHz
Gain Bandwidth Product
180
T
MHz
Slew Rate
G = +1, 2V Step
240
T
V/
µ
s
Over Specified Temperature
220
T
V/
µ
s
Rise Time
0.2V Step
1
T
ns
Fall Time
0.2V Step
1
T
ns
Settling Time
0.01%
G = +1, 2V Step
19.6
T
ns
0.1%
G = +1, 2V Step
10.2
T
ns
1%
G = +1, 2V Step
6.3
T
ns
Spurious Free Dynamic Range
G = +1, f = 5.0 MHz, V
O
= 2Vp-p
R
L
= 100
73
T
dBc
R
L
= 200
77
T
dBc
Differential Gain
G = +1, NTSC, V
O
= 1.4Vp, R
L
= 150
0.01
T
%
Differential Phase
G = +1, NTSC, V
O
= 1.4Vp, R
L
= 150
0.03
T
Degrees
Bandwidth for 0.1dB Gain Flatness
G = +2
25
T
MHz
INPUT OFFSET VOLTAGE
Input Offset Voltage
±
1
±
5
0.6
±
2.5
mV
Average Drift
±
3
T
µ
V/
°
C
Power Supply Rejection (+V
S
)
|V
S
| = 4.5V to 5.5V
60
76
70
T
dB
(–V
S
)
47
53
50
T
dB
INPUT BIAS CURRENT
Input Bias Current
V
CM
= 0V
5
20
T
10
µ
A
Over Temperature
30
20
µ
A
Input Offset Current
V
CM
= 0V
0.5
1
0.2
0.5
µ
A
Over Temperature
3
2
µ
A
NOISE
Input Voltage Noise
Noise Density, f = 100Hz
43
T
nV/
Hz
f = 10kHz
9.4
T
nV/
Hz
f = 1MHz
8.4
T
nV/
Hz
f = 1MHz to 100MHz
8.4
T
nV/
Hz
Integrated Noise, BW = 10Hz to 100MHz
84
T
µ
Vrms
Input Bias Current Noise
Current Noise Density, f = 0.1MHz to 100MHz
1.2
T
pA/
Hz
Noise Figure (NF)
R
S
= 10k
4
T
dB
R
S
= 50
19.5
T
dB
INPUT VOLTAGE RANGE
Common-Mode Input Range
±
2.8
T
V
Over Specified Temperature
±
2.2
T
V
Common-Mode Rejection
V
CM
=
±
0.5V
65
90
70
T
dB
INPUT IMPEDANCE
Differential
15 || 1
T
k
|| pF
Common-Mode
16 || 1
T
M
|| pF
OPEN-LOOP GAIN
Open-Loop Voltage Gain
V
O
=
±
2V, R
L
= 100
45
51
46
T
dB
Over Specified Temperature
V
O
=
±
2V, R
L
= 100
43
44
dB
OUTPUT
Voltage Output
Over Specified Temperature
No Load
±
2.2
±
3.0
±
2.4
T
V
R
L
= 250
±
2.2
±
2.5
±
2.4
T
V
R
L
= 100
±
2.0
±
2.3
±
2.2
T
V
Current Output, Sourcing
75
110
T
T
mA
Over Specified Temperature
65
T
mA
Current Output, Sinking
65
85
T
T
mA
Over Specified Temperature
35
T
mA
Short Circuit Current
150
T
mA
Output Resistance
0.1MHz, G = +1
0.08
T
POWER SUPPLY
Specified Operating Voltage
±
5
T
V
Derated Voltage Range
±
4.5
±
5.5
T
T
V
Quiescent Current
±
5.1
±
7.75
±
5.1
±
6.5
mA
Over Specified Temperature
±
8.75
±
7.5
mA
TEMPERATURE RANGE
Specification: P, U, N, UB, NB
–40
+85
T
T
°
C
Thermal Resistance,
θ
JA
P
8-Pin DIP
100
T
°
C/W
U
SO-8
125
T
°
C/W
N
SOT23-5
150
T
°
C/W
background image
®
OPA650
3
1
2
3
5
4
+V
S
–Input
Output
–V
S
+Input
1
2
3
4
8
7
6
5
NC
+V
S
Output
NC
NC
–Input
+Input
–V
S
Supply ...............................................................................................
±
5.5V
Internal Power Dissipation .................................. See Thermal Conditions
Differential Input Voltage ..................................................................
±
1.2V
Input Voltage Range ............................................................................
±
V
S
Storage Temperature Range: P, U, UB, N, NB ............ –40
°
C to +125
°
C
Lead Temperature (soldering, 10s) .............................................. +300
°
C
(soldering, SOIC 3s) ....................................... +260
°
C
Junction Temperature (T
J
) ............................................................ +175
°
C
ABSOLUTE MAXIMUM RATINGS
PIN CONFIGURATION
Top View
DIP/SO-8
SOT23-5
The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility
for the use of this information, and all use of such information shall be entirely at the user’s own risk. Prices and specifications are subject to change without notice. No patent rights or
licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support
devices and/or systems.
ELECTROSTATIC
DISCHARGE SENSITIVITY
Electrostatic discharge can cause damage ranging from per-
formance degradation to complete device failure. Burr-Brown
Corporation recommends that all integrated circuits be handled
and stored using appropriate ESD protection methods.
ESD damage can range from subtle performance degradation
to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric
changes could cause the device not to meet published speci-
fications.
PACKAGE
DRAWING
TEMPERATURE
PACKAGE
ORDERING
PRODUCT
PACKAGE
NUMBER
(1)
RANGE
MARKING
(2)
NUMBER
(3)
OPA650U
SO-8 Surface Mount
182
–40
°
C to +85
°
C
OPA650U
OPA650U
OPA650UB
SO-8 Surface Mount
182
–40
°
C to +85
°
C
OPA650UB
OPA650UB
OPA650N
5-pin SOT23-5
331
–40
°
C to +85
°
C
A50
OPA650N-250
OPA650N-3k
OPA650NB
5-pin SOT23-5
331
–40
°
C to +85
°
C
A50B
OPA650NB-250
OPA650NB-3k
OPA650P
8-Pin Plastic DIP
006
–40
°
C to +85
°
C
OPA650P
OPA650P
NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book. (2) The “B” grade of the SO-8 package
will be marked with a “B” by pin 8. The “B” grade of the SOT23-5 will be marked with a “B” near pins 3 and 4. (3) The SOT23-5 is only available on a 7" tape and reel
(e.g. ordering 250 pieces of “OPA650N-250” will get a single 250 piece tape and reel. Ordering 3000 pieces of “OPA650N-3k” will get a single 3000 piece tape and reel).
Please refer to Appendix B of Burr-Brown IC Data Book for detailed Tape and Reel Mechanical information.
PACKAGE/ORDERING INFORMATION
background image
4
®
OPA650
TYPICAL PERFORMANCE CURVES
At T
A
= +25
°
C, V
S
=
±
5V, R
L
= 100
, and R
FB
= 402
Ω,
unless otherwise noted. R
FB
= 25
for Gain of +1.
INPUT BIAS CURRENT AND OFFSET VOLTAGE
vs TEMPERATURE
7
6
5
4
2
1
0
–1
–50
–25
0
25
50
75
100
Input Bias Current (mA)
Offset Voltage (mV)
Temperature (°C)
V
OS
I
B
INPUT VOLTAGE AND CURRENT NOISE
vs FREQUENCY
Frequency (Hz)
100
1k
10k
100k
1M
100
10
1
Input Current Noise (pA/
Hz)
Input Voltage Noise (nV/
Hz)
Non-inverting and
Inverting Current Noise
Voltage Noise
SUPPLY CURRENT vs TEMPERATURE
7
6
5
4
3
–60
–40
–20
0
20
40
60
80
100
Supply Current (±mA)
Temperature (°C)
OUTPUT CURRENT vs TEMPERATURE
110
100
90
80
–50
–25
0
25
50
75
100
Output Current (±mA)
Temperature (°C)
I
O
+
I
O
COMMON-MODE REJECTION
vs INPUT COMMON-MODE VOLTAGE
100
90
80
70
60
–4
–3
–2
–1
0
1
2
3
4
Common Mode-Rejection (dB)
Common-Mode Voltage (V)
A
OL
, PSR AND CMRR vs TEMPERATURE
100
90
80
70
60
50
40
–50
–25
0
25
50
75
125
A
OL
, PSR and CMRR (dB)
Temperature (°C)
A
OL
PSR–
CMRR
PSR+
background image
®
OPA650
5
TYPICAL PERFORMANCE CURVES
(CONT)
At T
A
= +25
°
C, V
S
=
±
5V, R
L
= 100
, and R
FB
= 402
Ω,
unless otherwise noted. R
FB
= 25
for Gain of +1.
LARGE SIGNAL TRANSIENT RESPONSE
(G = +1)
Time (5ns/div)
2.0
1.6
1.2
0.8
0.4
0
–0.4
–0.8
–1.2
–1.6
–2.0
Output Voltage (V)
CLOSED-LOOP BANDWIDTH (G = +1)
Frequency (Hz)
6
3
0
–3
–6
–9
1M
10M
100M
1G
Gain (dB)
DIP Bandwidth
= 520MHz
SO-8 Bandwidth
= 560MHz
CLOSED-LOOP BANDWIDTH (G = +5)
Frequency (Hz)
20
17
14
11
8
5
2
–1
1M
10M
100M
1G
Gain (dB)
SO-8/DIP Bandwidth = 37MHz
CLOSED-LOOP BANDWIDTH (G = +2)
Frequency (Hz)
12
9
6
3
0
–3
–6
–9
–12
1M
10M
100M
1G
Gain (dB)
SO-8/DIP Bandwidth = 140MHz
RECOMMENDED ISOLATION RESISTANCE
vs CAPACITIVE LOAD
40
30
20
10
0
0
20
40
60
80
100
Isolation Resistance, R
ISO
(
)
Capacitive Load, C
L
(pF)
OPA650
C
L
1k
R
ISO
25
SMALL SIGNAL TRANSIENT RESPONSE
(G = +1)
Time (5ns/div)
200
160
120
80
40
0
–40
–80
–120
–160
–200
Output Voltage (mV)
background image
6
®
OPA650
TYPICAL PERFORMANCE CURVES
(CONT)
At T
A
= +25
°
C, V
S
=
±
5V, R
L
= 100
, and R
FB
= 402
Ω,
unless otherwise noted. R
FB
= 25
for Gain of +1.
HARMONIC DISTORTION vs FREQUENCY
(G = +1, V
O
= 2Vp-p, R
L
= 100
)
Frequency (Hz)
Harmonic Distortion (dBc)
–40
–50
–60
–70
–80
–90
100k
10M
1M
100M
3f
O
2f
O
HARMONIC DISTORTION vs TEMPERATURE
(f
O
= 5MHz, V
O
= 2Vp-p, G = +1)
–50
–60
–70
–80
–90
–60
–40
–20
0
20
40
60
80
3f
O
2f
O
100
Harmonic Distortion (dBc)
Temperature (°C)
5MHz HARMONIC DISTORTION
vs OUTPUT SWING
Output Swing (Vp-p)
–60
–70
–80
–90
–100
0.1
1
10
Harmonic Distortion (dBc)
3f
O
2f
O
G = +2
10MHz HARMONIC DISTORTION
vs OUTPUT SWING
Output Swing (Vp-p)
–50
–60
–70
–80
–90
0.1
1
10
Harmonic Distortion (dBc)
3f
O
2f
O
OPEN-LOOP GAIN AND PHASE
vs FREQUENCY
60
50
40
30
20
10
0
+45
0
–45
–90
–135
–180
–225
1k
10k
100k
1M
10M
100M
1G
Gain (dB)
Phase (°)
Frequency (Hz)
Phase
Gain
CLOSED LOOP BANDWIDTH (G = +10)
Frequency (Hz)
1M
10M
100M
1G
SO-8/DIP Bandwidth = 18MHz
26
23
20
17
14
11
8
5
2
Gain (dB)
background image
®
OPA650
7
the ground and power plane layout should not be in close
proximity to the signal I/O pins. Avoid narrow power and
ground traces to minimize inductance between the pins and
the decoupling capacitors. Larger (2.2
µ
F to 6.8
µ
F) decoupling
capacitors, effective at lower frequencies, should also be
used. These may be placed somewhat farther from the
device and may be shared among several devices in the same
area of the PC board.
c) Careful selection and placement of external compo-
nents will preserve the high frequency performance of the
OPA650. Resistors should be a very low reactance type.
Surface mount resistors work best and allow a tighter overall
layout. Metal film or carbon composition axially-leaded
resistors can also provide good high frequency performance.
Again, keep their leads as short as possible. Never use
wirewound type resistors in a high frequency application.
Since the output pin and the inverting input pin are most
sensitive to parasitic capacitance, always position the feed-
back and series output resistor, if any, as close as possible to
the package pins. Other network components, such as non-
inverting input termination resistors, should also be placed
close to the package.
Even with a low parasitic capacitance shunting external
resistors, excessively high resistor values can create signifi-
cant time constants and degrade performance. Good metal
film or surface mount resistors have approximately 0.2pF in
shunt with the resistor. For resistor values > 1.5k
, this adds
a pole and/or zero below 500MHz that can affect circuit
operation. Keep resistor values as low as possible consistent
with output loading considerations. The 402
feedback
used for the Typical Performance Plots is a good starting
point for design. Note that a 25
feedback resistor, rather
than a direct short, is suggested for a unity gain follower.
This effectively reduces the Q of what would otherwise be
a parasitic inductance (the feedback wire) into the parasitic
capacitance at the inverting input.
TYPICAL PERFORMANCE CURVES
(CONT)
At T
A
= +25
°
C, V
S
=
±
5V, R
L
= 100
, and R
FB
= 402
Ω,
unless otherwise noted. R
FB
= 25
for Gain of +1.
HARMONIC DISTORTION vs GAIN
(f
O
= 5MHz, V
O
= 2Vp-p)
–40
–50
–60
–70
–80
1
2
3
4