background image
TL H 7959
LM3146
High
Voltage
Transistor
Array
February 1995
LM3146 High Voltage Transistor Array
General Description
The LM3146 consists of five high voltage general purpose
silicon NPN transistors on a common monolithic substrate
Two of the transistors are internally connected to form a
differentially-connected pair The transistors are well suited
to a wide variety of applications in low power system in the
dc through VHF range They may be used as discrete tran-
sistors in conventional circuits however in addition they
provide the very significant inherent integrated circuit ad-
vantages of close electrical and thermal matching The
LM3146 is supplied in a 14-lead molded dual-in-line pack-
age for applications requiring only a limited temperature
range
Features
Y
High voltage matched pairs of transistors V
BE
matched
g
5 mV input offset current 2 mA max at I
C
e
1 mA
Y
Five general purpose monolithic transistors
Y
Operation from dc to 120 MHz
Y
Wide operating current range
Y
Low noise figure
3 2 dB typ at 1 kHz
Applications
Y
General use in all types of signal processing systems
operating anywhere in the frequency range from dc to
VHF
Y
Custom designed differential amplifiers
Y
Temperature compensated amplifiers
Connection Diagram
Dual-In-Line and Small Outline Packages
TL H 7959 – 1
Top View
Order Number LM3146M or LM3146N
See NS Package Number M14A or N14A
C1995 National Semiconductor Corporation
RRD-B30M115 Printed in U S A
background image
Absolute Maximum Ratings
If Military Aerospace specified devices are required
please contact the National Semiconductor Sales
Office Distributors for availability and specifications
LM3146
Units
Power Dissipation Each transistor
T
A
e
25 C to 55 C
300
mW
T
A
l
55 C
Derate at 6 67 mW C
Power Dissipation Total Package
T
A
e
25 C
500
mW
T
A
l
25 C
Derate at 6 67 mW C
Collector to Emitter Voltage V
CEO
30
V
Collector to Base Voltage V
CBO
40
V
Collector to Substrate Voltage
V
CIO
(Note 1)
40
V
Emitter to Base Voltage V
EBO
(Note 2)
5
V
Collector to Current I
C
50
mA
Operating Temperature Range
b
40 to
a
85
C
Storage Temperature Range
b
65 to
a
150
C
Soldering Information
Dual-In-Line Package
Soldering (10 seconds)
260 C
Small Outline Package
Vapor Phase (60 seconds)
215 C
Infrared (15 seconds)
220 C
See AN-450 ‘‘Surface Mounting Methods and Their Effect
on Product Reliability’’ for other methods of soldering sur-
face mount devices
DC Electrical Characteristics
T
A
e
25 C
Symbol
Parameter
Conditions
Limits
Units
Min
Typ
Max
V
(BR)CBO
Collector to Base Breakdown Voltage
I
C
e
10 mA I
E
e
0
40
72
V
V
(BR)CEO
Collector to Emitter Breakdown Voltage
I
C
e
1 mA I
B
e
0
30
56
V
V
(BR)CIO
Collector to Substrate Breakdown
I
CI
e
10 mA I
B
e
0
40
72
V
Voltage
I
E
e
0
V
(BR)EBO
Emitter to Base Breakdown Voltage
I
C
e
0 I
E
e
10 mA
5
7
V
(Note 2)
I
CBO
Collector Cutoff Current
V
CB
e
10V I
E
e
0
0 002
100
nA
I
CEO
Collector Cutoff Current
V
CE
e
10V I
B
e
0
(Note 3)
5
m
A
h
FE
Static Forward Current Transfer
I
C
e
10 mA V
CE
e
5V
85
Ratio (Static Beta)
I
C
e
1 mA V
CE
e
5V
30
100
I
C
e
10 mA V
CE
e
5V
90
I
B1
– I
B2
Input Offset Current for Matched
I
C1
e
1
C2
e
1 mA
0 3
2
m
A
Pair Q1 and Q2
V
CE
e
5V
V
BE
Base to Emitter Voltage
I
C
e
1 mA V
CE
e
3V
0 63
0 73
0 83
V
V
BE1
– V
BE2
Magnitude of Input Offset Voltage
V
CE
e
5V I
E
e
1 mA
0 48
5
mV
for Differential Pair
D
V
BE
D
T
Temperature Coefficient of Base
V
CE
e
5V I
E
e
1 mA
b
1 9
mV C
to Emitter Voltage
V
CE(SAT)
Collector to Emitter Saturation
I
C
e
10 mA I
B
e
1 mA
0 33
V
Voltage
D
V
10
D
T
Temperature Coefficient of Input
I
C
e
1 mA V
CE
e
5V
1 1
m
V C
Offset Voltage
Note 1
The collector of each transistor is isolated from the substrate by an integral diode The substrate must be connected to a voltage which is more negative
than any collector voltage in order to maintain isolation between transistors and provide normal transistor action To avoid undesired coupling between transistors
the substrate terminal should be maintained at either dc or signal (ac) ground A suitable bypass capacitor can be used to establish a signal ground
Note 2
If the transistors are forced into zener breakdown (V
(BR)EBO
) degradation of forward transfer current ratio (h
FE
) can occur
Note 3
See curve
2
background image
AC Electrical Characteristics
Symbol
Parameter
Conditions
Limits
Units
Min
Typ
Max
NF
Low Frequency Noise Figure
f
e
1 kHz V
CE
e
5V
3 25
dB
I
C
e
100 mA R
S
e
1 kX
f
T
Gain Bandwidth Product
V
CE
e
5V I
C
e
3 mA
300
500
MHz
C
EB
Emitter to Base Capacitance
V
EB
e
5V I
E
e
0
0 70
pF
C
CB
Collector to Base Capacitance
V
CB
e
5V I
C
e
0
0 37
pF
C
CI
Collector to Substrate Capacitance
V
CI
e
5V I
C
e
0
2 2
pF
Low Frequency Small Signal Equivalent Circuit Characteristics
h
fe
Forward Current Transfer Ratio
f
e
1 kHz V
CE
e
3V I
C
e
1 mA
100
h
ie
Short Circuit Input Impedance
f
e
1 kHz V
CE
e
3V I
C
e
1 mA
3 5
kX
h
oe
Open Circuit Output Impedance
f
e
1 kHz V
CE
e
3V I
C
e
1 mA
15 6
m
mho
h
re
Open Circuit Reverse Voltage
f
e
1 kHz V
CE
e
3V
1 8 x 10
b
4
Transfer Ratio
I
C
e
1 mA
Admittance Characteristics
Y
fe
Forward Transfer Admittance
f
e
1 MHz V
CE
e
3V I
C
e
1 mA
31
b
j 1 5
mmho
Y
ie
Input Admittance
f
e
1 MHz V
CE
e
3V I
C
e
1 mA
0 3
a
j 0 04
mmho
Y
oe
Output Admittance
f
e
1 MHz V
CE
e
3V I
C
e
1 mA
0 001
a
j 0 03
mmho
Y
re
Reverse Transfer Admittance
f
e
1 MHz V
CE
e
3V I
C
e
1 mA
(Note 3)
mmho
Note 1
The collector of each transistor is isolated from the substrate by an integral diode The substrate must be connected to a voltage which is more negative
than any collector voltage in order to maintain isolation between transistors and provide normal transistor action To avoid undesired coupling between transistors
the substrate terminal should be maintained at either dc or signal (ac) ground A suitable bypass capacitor can be used to establish a signal ground
Note 2
If the transistors are forced into zener breakdown (V
(BR)EBO
) degradation of forward transfer current ratio (h
FE
) can occur
Note 3
See curve
3
background image
Typical Performance Characteristics
Any Transistor
I
CEO
vs T
A
for
Any Transistor
I
CBO
vs T
A
for
Any Transistor
h
FE
vs I
C
for
Any Transistor
V
BE
vs T
A
for
for Any Transistor
V
CE(SAT)
vs I
C
I
IO
vs I
C
(Q1 and Q2)
V
IO
vs T
A
for Q1 and Q2
I
E
for Q1 and Q2
V
BE
and V
IO
vs
NF vs I
C
R
S
e
500X
TL H 7959 – 2
4
background image
Typical Performance Characteristics
(Continued)
NF vs I
C
R
S
e
1 kX
NF vs I
C
e
R
S
e
10 kX
h
fe
h
ie
h
oe
h
re
vs I
C
Y
fe
vs f
Y
ie
vs f
Y
oe
vs f
Y
re
vs f
f
T
vs I
C
Voltage
C
EB
C
CB
C
CI
vs Bias
TL H 7959 – 3
5
background image
LM3146
High
Voltage
Transistor
Array
Physical Dimensions
inches (millimeters)
SO Package (M)
Order Number LM3146M
NS Package Number M14A
Molded Dual-In-Line Package (N)
Order Number LM3146N
NS Package Number N14A
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION As used herein
1 Life support devices or systems are devices or
2 A critical component is any component of a life
systems which (a) are intended for surgical implant
support device or system whose failure to perform can
into the body or (b) support or sustain life and whose
be reasonably expected to cause the failure of the life
failure to perform when properly used in accordance
support device or system or to affect its safety or
with instructions for use provided in the labeling can
effectiveness
be reasonably expected to result in a significant injury
to the user
National Semiconductor
National Semiconductor
National Semiconductor
National Semiconductor
Corporation
Europe
Hong Kong Ltd
Japan Ltd
1111 West Bardin Road
Fax (a49) 0-180-530 85 86
13th Floor Straight Block
Tel 81-043-299-2309
Arlington TX 76017
Email cnjwge tevm2 nsc com
Ocean Centre 5 Canton Rd
Fax 81-043-299-2408
Tel 1(800) 272-9959
Deutsch Tel (a49) 0-180-530 85 85
Tsimshatsui Kowloon
Fax 1(800) 737-7018
English
Tel (a49) 0-180-532 78 32
Hong Kong
Fran ais Tel (a49) 0-180-532 93 58
Tel (852) 2737-1600
Italiano
Tel (a49) 0-180-534 16 80
Fax (852) 2736-9960
National does not assume any responsibility for use of any circuitry described no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications