For assistance or to order, call
(800) 531-5782
Power Trends, Inc.
27715 Diehl Road, Warrenville, IL 60555
(800) 531-5782
Fax: (630) 393-6902 http://www.powertrends.com
46
Application Notes
Mechanical Outline
Product Selector Guide
Revised 5/15/98
Ordering Information
PT5061
¨ = ±12 Volts
PT5062
¨ = ±15 Volts
PT Series Suffix (PT1234X)
Case/Pin
Configuration
Vertical Through-Hole
N
Horizontal Through-Hole
A
Horizontal Surface Mount
C
Standard Application
C
1
= Required 100µF electrolytic
PT5060
C1
100µF
+
COM
+V1
OUT
V
IN
COM
- V2
OUT
3,4,5
2,6,7
8, 9,10
1
V
OUT
Adjust
11
Pin-Out Information
Pin
Function
1
-V2
out
2
GND
3
V
in
4
V
in
5
V
in
6
GND
7
GND
8
+V1
out
9
+V1
out
10
+V1
out
11
V
out
Adjust
12
Do Not Connect
•
Dual Outputs:
+12V @ 0.5A
-12V @ 0.25A
•
Wide Input Voltage Range:
•
85% Efficiency
•
Adjustable Output Voltage
•
Laser-trimmed Output Voltage
The Power Trends’ PT5060 Series
is a dual output Integrated Switching
Regulator (ISR) designed for use in +5 volt
systems that require low power ±12 or ±15 volt
rails. They can be used to power such applica-
tion circuits as D/A and A/D converters, Op
Amps, and interface logic. Both output voltages
can be easily adjusted with one external resistor.
These ISRs are offered in a low profile 12-pin
SIP package in either vertical or horizontal
through-hole or SMD-configurations.
Please note that this product does not
include short-circuit protection.
P T 5 0 6 0
S e r i e s
+5V to +12V/15V 9W DUAL OUTPUT
INTEGRATED SWITCHING REGULATOR
Specifications
Characteristics
PT5060 SERIES
(T
a
= 25°C unless noted)
Symbols
Conditions
Min
Typ
Max
Units
Output Current
I
o
Over V
in
range
V
o
=+12V
0.05
—
0.50
A
V
o
=-12V
0.05*
—
0.25
A
V
o
=+15V
0.05
—
0.40
A
V
o
=-15V
0.05*
—
0.20
A
Current Limit**
I
cl
V
in
= +5V
—
1.5 I
o
max** —
A
Inrush Current
I
ir
V
in
= +5V @ max I
o
—
5.5
—
A
t
tr
On start up
—
2
—
mSec
Input Voltage Range
V
in
I
o
= 0.1 to I
o
max
4.75
—
V
o-
1V
V
Output Voltage Tolerance
∆
V
o
Over V
in
and I
o
ranges
+V
o
—
±1.5
±3.0
%V
o
T
A
= 0°C to +70°C
-V
o
—
±5
±10
%V
o
Line Regulation
Reg
line
Over V
in
range, I
o
=0.5A, V
o
= +12V
—
±0.5
±1.0
%V
o
Load Regulation
Reg
load
0.1 < I
o
< I
o
max, V
in
= +5V, V
o
= +12V
—
±0.5
±1.0
%V
o
V
o
Ripple/Noise
V
n
V
in
= +5V, I
o
=I
o
max
+V
o
—
±1.5
±3
%V
o
-V
o
—
±2.0
±3
%V
o
Transient Response
t
tr
25% load change
—
100
—
µSec
V
os
V
o
over/undershoot
—
3.0
5.0
%V
o
Efficiency
η
V
in
= +5V, I
o
=0.25A each output
—
85
—
%
Switching Frequency
ƒ
o
Over V
in
and I
o
ranges
—
650
—
kHz
Absolute Maximum
T
a
—
0
—
+85
°C
Operating Temperature Range
Recommended Operating
T
a
Free Air Convection (40-60LFM)
0
—
+65***
°C
Temperature Range
Over V
in
and I
o
ranges
Storage Temperature
T
s
-40
—
+125
°C
Mechanical Shock
Per Mil-STD-883D, Method 2002.3,
—
500
—
G’s
1 msec, Half Sine, mounted to a fixture
Mechanical Vibration
Per Mil-STD-883D, Method 2007.2
—
15
—
G’s
20-2000 Hz, Soldered in a PC board
Weight
—
6.5
—
grams
* Do not operate below minimum load.
** Boost topology ISRs are not short circuit protected.
*** See SOA Curves.
Pkg Style 300
For assistance or to order, call
(800) 531-5782
Power Trends, Inc.
27715 Diehl Road, Warrenville, IL 60555
(800) 531-5782
Fax: (630) 393-6902 http://
www.powertrends.com
47
5V to 3.x Converters
5V Bus Products
DA
T
A
SHEETS
C H A R A C T E R I S T I C D A T A
PT5062 +/- 15V
(See Note 1)
Efficiency vs Output Current
Ripple Voltage vs Output Current
Power Dissipation vs Output Current
PT5061 +/- 12VDC
(See Note 1)
Efficiency vs Output Current
Ripple Voltage vs Output Current
Power Dissipation vs Output Current
40
50
60
70
80
90
100
0
0.1
0.2
0.3
0.4
0.5
11.0V
8.0V
7.0V
5.0V
4.75V
Vin
-12V load=0.2Adc
+12Vout 0-0.5Adc
40
50
60
70
80
90
100
0
0.1
0.2
0.3
0.4
14.0V
12.0V
10.0V
7.0V
5.0V
4.75V
Vin
-15V load=0.2Adc
+15Vout 0-0.4Adc
0
20
40
60
80
100
0
0.1
0.2
0.3
0.4
0.5
4.75V
5.0V
7.0V
8.0V
11.0V
Vin
-12V load=0.2Adc
+12Vout 0-0.5Adc
0
0.4
0.8
1.2
1.6
2
0
0.1
0.2
0.3
0.4
0.5
4.75V
5.0V
7.0V
8.0V
11.0V
Vin
-12V load=0.2Adc
+12Vout 0-0.5Adc
0
0.4
0.8
1.2
1.6
2
0
0.1
0.2
0.3
0.4
4.75V
5.0V
7.0V
10.0V
12.0V
14.0V
Vin
-15V load=0.2Adc
+15Vout 0-0.4Adc
Efficiency - %
Ripple-(mV)
PD-(W
atts)
Efficiency - %
Ripple-(mV)
PD-(W
atts)
Iout-(Amps)
Iout-(Amps)
Iout-(Amps)
Iout-(Amps)
Iout-(Amps)
Iout-(Amps)
Note 1:
All data listed in the above graphs has been developed from actual products tested at 25°C. This data is considered typical data for the ISR.
P T 5 0 6 0
S e r i e s
Safe Operating Area Curve (V
in
= 5.0V; l
out2
= 0.25A)
Ambient T
e
mperature (°C)
Maximum Positive Output Current (A)
0
50
100
150
200
250
300
0
0.1
0.2
0.3
0.4
4.75V
5.0V
7.0V
10.0V
12.0V
14.0V
Vin
-15V load=0.2Adc
+15Vout 0-0.4Adc
Safe Operating Area Curve (V
in
= 5.0V; l
out2
= 0.25A)
Ambient T
e
mperature (°C)
Maximum Positive Output Current (A)
20
30
40
50
60
70
80
90
0.0
0.1
0.2
0.3
0.4
0.5
100 LFM
60 LFM
0 LFM
Airflow
20
30
40
50
60
70
80
90
0.0
0.1
0.2
0.3
0.4
100 LFM
60 LFM
0 LFM
Airflow
For assistance or to order, call
(800) 531-5782
3
Power Trends, Inc.
27715 Diehl Road, Warrenville, IL 60555
(800) 531-5782
Fax: (630) 393-6902 http://www.powertrends.com
A p p l i c a t i o n
N o t e s
PT5060 Series
More Application Notes
Adjusting the Output Voltage of the
PT5060 Dual Output Boost Converter Series
The dual output voltage of the Power Trends PT5060 Series
ISRs can be adjusted higher or lower than the factory trimmed
pre-set voltage with the addition of a single external resistor.
Table 1 accordingly gives the applicable adjustment range for
each model in the series as V
a
(min) and V
a
(max).
Adjust Up:
An increase in the output voltage is obtained by
adding a resistor R2, between pin 11 (V
o
adjust) and pins 2, 6, or
7 (GND).
Adjust Down:
Add a resistor
(R1)
, between pin 11 (V
o
adjust)
and pins 8, 9 or 10 (V1
out
).
Refer to Figure 1 and Table 2 for both the placement and value
of the required resistor, either
(R1)
or R2 as appropriate.
Notes:
1. Both the positive and negative voltage outputs from the ISR
are adjusted simultaneously.
2. Use only a single 1% resistor in either the
(R1)
or R2 loca-
tion. Place the resistor as close to the ISR as possible.
3. Never connect capacitors from V
o
adjust to either GND or
V
o
. Any capacitance added to the V
o
adjust pin will affect
the stability of the ISR.
4. An increase in the output voltage must be accompanied by a
corresponding reduction in the specified maximum current
at each output. For V1
out
and –V2
out
, the revised maximum
output current must be reduced to the equivalent of 6Watts
and 3Watts respectively. i.e.
I1
out
(max)
=
6
Adc
V
a
and
I2
out
(max)
=
3
Adc,
V
a
where V
a
is the adjusted output voltage.
5. Adjustments to the output voltage will also limit the maxi-
mum input voltage that can be applied to the ISR. The
maximum input voltage that may be applied is limited to
(V
out
– 1)Vdc or 14Vdc, whichever is less.
Table 1
PT5060 ADJUSTMENT AND FORMULA PARAMETERS
Series Pt #
PT5061
PT5062
Vo (nom)
±12.0V
±15.0V
Va (min)
± 7.5V
± 7.5V
Va (max)
±14.0V
±20.0V
The values of
(R1)
[adjust down], and R2 [adjust up], can
also be calculated using the following formulae.
3.65 (V
a
– 2.5
)
(R1)
=
(V
o
– V
a
)
- 0.1
k
Ω
9.125
- 0.1
k
Ω
R2
=
V
a
- V
o
Where:
V
o
= Original output voltage
V
a
= Adjusted output voltage
Figure 1
Table 2
PT5060 ADJUSTMENT RESISTOR VALUES
Series Pt #
PT5061
PT5062
Current
0.5/0.25Adc
0.4/0.2Adc
V
o
(nom)
±12.0Vdc
±15.0Vdc
V
a
(req’d)
7.0
7.5
(4.0)k
Ω
Ω
Ω
Ω
Ω
(2.3)k
Ω
Ω
Ω
Ω
Ω
8.0
(4.9)k
Ω
Ω
Ω
Ω
Ω
(2.8)k
Ω
Ω
Ω
Ω
Ω
8.5
(6.2)k
Ω
Ω
Ω
Ω
Ω
(3.3)k
Ω
Ω
Ω
Ω
Ω
9.0
(7.8)k
Ω
Ω
Ω
Ω
Ω
(3.9)k
Ω
Ω
Ω
Ω
Ω
9.5
(10.1)k
Ω
Ω
Ω
Ω
Ω
(4.6)k
Ω
Ω
Ω
Ω
Ω
10.0
(13.6)k
Ω
Ω
Ω
Ω
Ω
(5.4)k
Ω
Ω
Ω
Ω
Ω
10.5
(19.4)k
Ω
Ω
Ω
Ω
Ω
(6.4)k
Ω
Ω
Ω
Ω
Ω
11.0
(30.9)k
Ω
Ω
Ω
Ω
Ω
(7.7)k
Ω
Ω
Ω
Ω
Ω
11.5
(65.6)k
Ω
Ω
Ω
Ω
Ω
(9.3)k
Ω
Ω
Ω
Ω
Ω
12.0
(11.5)k
Ω
Ω
Ω
Ω
Ω
12.5
18.2k
Ω
Ω
Ω
Ω
Ω
(14.5)k
Ω
Ω
Ω
Ω
Ω
13.0
9.0k
Ω
Ω
Ω
Ω
Ω
(19.1)k
Ω
Ω
Ω
Ω
Ω
13.5
6.0k
Ω
Ω
Ω
Ω
Ω
(26.7)k
Ω
Ω
Ω
Ω
Ω
14.0
4.5k
Ω
Ω
Ω
Ω
Ω
(41.9)k
Ω
Ω
Ω
Ω
Ω
14.5
(87.5)k
Ω
Ω
Ω
Ω
Ω
15.0
15.5
18.2k
Ω
Ω
Ω
Ω
Ω
16.0
9.0k
Ω
Ω
Ω
Ω
Ω
16.5
6.0k
Ω
Ω
Ω
Ω
Ω
17.0
4.5k
Ω
Ω
Ω
Ω
Ω
17.5
3.6k
Ω
Ω
Ω
Ω
Ω
18.0
2.9k
Ω
Ω
Ω
Ω
Ω
18.5
2.5k
Ω
Ω
Ω
Ω
Ω
19.0
2.2k
Ω
Ω
Ω
Ω
Ω
19.5
1.9k
Ω
Ω
Ω
Ω
Ω
20.0
1.7k
Ω
Ω
Ω
Ω
Ω
R1 =
(Red)
R2 = Black
C
out
100
µ
F
+
R 2
Adjust Up
(R1)
Adj Down
-V2
out
C O M
Vin
C O M
+V1
out
PT5060
1
2,6,7
3,4,5
Vin
- V 2
out
G N D
1 1
V o(adj)
8 , 9 , 1 0
+ V 1
out
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright
©
1999, Texas Instruments Incorporated