background image
MOTOROLA CMOS LOGIC DATA
1
MC14597B MC14598B
8-Bit Bus-Compatible Latches
The MC14597B and MC14598B are 8–bit latches, one addressed with an
internal counter and the other addressed with an external binary address.
The 8 latch–outputs are high drive, three–state and bus line compatible. The
drive capability allows direct applications with MPU systems such as the
Motorola 6800 family.
With MC14597B, a 3–bit address counter (clocked on the falling edge of
Increment) selects the appropriate latch. The latches of the MC14598B are
accessed via the Address pins, A0, A1, and A2. A Full Flag is provided on
the MC14597B to indicate the position of the Address counter.
All 8 outputs from the latches are available in parallel when Enable is in the
low state. Data is entered into a selected latch from the Data pin when the
Strobe is high. Master reset is available on both parts.
Serial Data Input
Three–State Bus Compatible Parallel Outputs
Three–State Control Pin (Enable) TTL Compatible Input
Open Drain Full Flag (Multiple Latch Wire–O Ring)
Master Reset
Level Shifting Inputs on All Except Enable
Diode Protection — All Inputs
Supply Voltage Range — 3.0 Vdc to 18 Vdc
Capable of Driving TTL Over Rated Temperature Range
With Fanout as Follows:
1 TTL Load
4 LSTTL Loads
BLOCK DIAGRAMS
MC14598B
MC14597B
Enable
Outputs
1
High Impedance
0
Dn
Dn = State of nth latch
OUTPUT
TRUTH TABLE
13
14
15
16
9
10
11
12
5
4
3
2
1
8
7
6
D4
D3
D2
D1
VDD
D7
D6
D5
ENABLE
DATA
RESET
D0
VSS
INCREMENT
STROBE
FULL
NC
DATA
RESET
D0
VSS
A1
A0
STROBE
ENABLE
D3
D2
D1
VDD
A2
D7
D6
D5
D4
14
15
16
17
18
10
11
12
13
5
4
3
2
1
9
8
7
6
NC = NO CONNECTION
THREE
STATE
OUTPUT
BUFFERS
8
LATCHES
ADDRESS
DECODER
3–BIT
ADDRESS
COUNTER
FULL
LOGIC
RESET
LOGIC
RESET
2
4
ENABLE
1
15
14
13
12
11
10
9
D0
D1
D2
D3
D4
D5
D6
D7
DATA
3
STROBE
6
INCREMENT
5
FULL
VDD = 16
VSS = 8
7
1
17
16
15
14
13
12
11
D0
D1
D2
D3
D4
D5
D6
D7
ENABLE
4
THREE
STATE
OUTPUT
BUFFERS
8
LATCHES
ADDRESS
DECODER
VDD = 18
VSS = 9
2
3
6
RESET
DATA
STROBE
A0
A1
A2
7
8
10
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
©
Motorola, Inc. 1995
REV 3
1/94
MC14599
See Page 6-174
MC14597B
MC14598B
L SUFFIX
CERAMIC
CASE 620
ORDERING INFORMATION
MC14597BCP
Plastic
MC14597BCL
Ceramic
MC14597BDW
SOIC
TA = – 55
°
to 125
°
C for all packages.
P SUFFIX
PLASTIC
CASE 648
D SUFFIX
SOIC
CASE 751B
L SUFFIX
CERAMIC
CASE 726
P SUFFIX
PLASTIC
CASE 707
ORDERING INFORMATION
MC14598BCP
Plastic
MC14598BCL
Ceramic
TA = – 55
°
to 125
°
C for all packages.
background image
MOTOROLA CMOS LOGIC DATA
MC14597B MC14598B
2
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
MAXIMUM RATINGS*
(Voltages Referenced to VSS)
Symbol
Parameter
Value
Unit
VDD
DC Supply Voltage
– 0.5 to + 18.0
V
Vin
Input Voltage, Enable (DC or Transient)
– 0.5 to VDD + 0.5
V
Vin
Input Voltage, All other Inputs
(DC or Transient)
– 0.5 to VDD + 12
V
Vout
Output Voltage (DC or Transient)
– 0.5 to VDD + 0.5
V
Iin, lout
Input or Output Current (DC or Transient),
per Pin
±
10
mA
PD
Power Dissipation, per Package†
500
mW
Tstg
Storage Temperature
– 65 to + 150
_
C
TL
Lead Temperature (8–Second Soldering)
260
_
C
* Maximum Ratings are those values beyond which damage to the device may occur.
†Temperature Derating:
“P and D/DW” Packages: – 7.0 mW/C From 65
_
C To 125
_
C Ceramic
“L” Packages: – 12 mW/
_
C From 100
_
C To 125
_
C
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ELECTRICAL CHARACTERISTICS
(Voltages Referenced to VSS)
Characteristic
Symbol
VDD
Vdc
– 55
_
C
25
_
C
125
_
C
Unit
Characteristic
Symbol
VDD
Vdc
Min
Max
Min
Typ #
Max
Min
Max
Unit
Output Voltage
“0” Level
Vin = VDD or 0
VOL
5.0
10
15
0.05
0.05
0.05
0
0
0
0.05
0.05
0.05
0.05
0.05
0.05
Vdc
“1” Level
Vin = 0 or VDD
VOH
5.0
10
15
4.95
9.95
14.95
4.95
9.95
14.95
5.0
10
15
4.95
9.95
14.95
Vdc
Input Voltage** — Enable
“0” Level
(VO = 4.5 or 0.5 Vdc)
(VO = 9.0 or 1.0 Vdc)
(VO = 13.5 or 1.5 Vdc)
VIL
5.0
10
15
0.8
1.6
2.4
1.1
2.2
3.4
0.8
1.6
2.4
0.8
1.6
2.4
Vdc
“1” Level
(VO = 0.5 or 4.5 Vdc)
(VO = 1.0 or 9.0 Vdc)
(VO = 1.5 or 13.5 Vdc)
VIH
5.0
10
15
2.0
6.0
10
2.0
6.0
10
1.9
3.1
4.3
2.0
6.0
10
Vdc
Input Voltage
“0” Level
Other Inputs
(VO = 4.5 or 0.5 Vdc)
(VO = 9.0 or 1.0 Vdc)
(VO = 13.5 or 1.5 Vdc)
VIL
5.0
10
15
1.5
3.0
4.0
2.25
4.50
6.75
1.5
3.0
4.0
1.5
3.0
4.0
Vdc
(VO = 0.5 or 4.5 Vdc) “1” Level
(VO = 1.0 or 9.0 Vdc)
(VO = 1.5 or 13.5 Vdc)
VIH
5.0
10
15
3.5
7.0
11
3.5
7.0
11
2.75
5.50
8.25
3.5
7.0
11
Vdc
Output Drive Current
Source
(Full — Sink Only)
(VOH = 4.6 Vdc)
(VOH = 9.5 Vdc)
(VOH = 13.5 Vdc)
IOH
5.0
10
1 5
– 1.0
– 1.0
– 2.0
– 6.0
– 12
– 1.0
mAdc
(VOL = 0.4 Vdc)
Sink
(VOL = 0.5 Vdc)
(VOL = 1.5 Vdc)
IOL
5.0
10
15
1.6
1.6
3.2
6.0
12
1.6
mAdc
Input Current
Iin
15
±
0.1
±
0.00001
±
0.1
±
1.0
µ
Adc
Three–State Leakage Current
ITL
15
±
0.1
±
0.00001
±
0.1
±
3.0
µ
Adc
Input Capacitance (Vin = 0)
Cin
5.0
7.5
pF
Quiescent Current
(Per Package)
IDD
5.0
10
15
5.0
10
20
0.005
0.010
0.015
5.0
10
20
150
300
600
µ
Adc
**Total Supply Current at an
**
External Load Capacitance of
**
130 pF
IT
5.0
10
IT = (2.0
µ
A/kHz) f + IDD
IT = (4.0
µ
A/kHz) f + IDD
IT = (6.0
µ
A/kHz) f + IDD
µ
Adc
†Data labelled “Typ” is not to be used for design purposes but is intended as an indication of the IC’s potential performance.
** The formulas given are for the typical characteristics only at 25
_
C.
This device contains protection circuitry to
guard against damage due to high static
voltages or electric fields. However, pre-
cautions must be taken to avoid applications of
any voltage higher than maximum rated volt-
ages to this high–impedance circuit. For proper
operation, Vin and Vout should be constrained
to the range VSS
v
(Vin or Vout)
v
VDD.
Unused inputs must always be tied to an
appropriate logic voltage level (e.g., either VSS
or VDD). Unused outputs must be left open.
background image
MOTOROLA CMOS LOGIC DATA
3
MC14597B MC14598B
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
SWITCHING CHARACTERISTICS*
(TA = 25
_
C, CL = 130 pF + 1 TTL Load)
Characteristic
Symbol
VDD
Vdc
All Types
Unit
Characteristic
Symbol
VDD
Vdc
Min
Typ #
Max
Unit
Output Rise and Fall Time
tTLH, tTHL = (0.5 ns/pF) CL + 35 ns
tTLH, tTHL = (0.2 ns/pF) CL + 25 ns
tTLH, tTHL = (0.16 ns/pF) CL + 20 ns
tTLH,
tTHL
5.0
10
15
100
50
40
200
100
80
ns
Propagation Delay Time
Enable to Output
tPLH,
tPHL
5.0
10
15
160
125
100
320
250
200
ns
Strobe to Output
5.0
10
15
200
100
80
400
200
160
Strobe to Full (MC14597B only)
5.0
10
15
200
100
80
400
200
160
Reset to Output
5.0
10
15
175
90
70
350
180
140
Pulse Width
Enable
tWH,
tWL
5.0
10
15
320
240
160
160
120
80
ns
Strobe
5.0
10
15
200
100
80
100
50
40
Increment (MC14597B only)
5.0
10
15
200
100
80
100
50
40
Reset
5.0
10
15
300
160
100
150
80
50
Setup Time
Data
tsu
5.0
10
15
100
50
35
50
25
20
ns
Address (MC14598B only)
5.0
10
15
200
100
70
100
50
35
Increment (MC14597B only)
5.0
10
15
400
200
170
200
100
85
Hold Time
Data
th
5.0
10
15
100
50
35
50
25
20
ns
Address (MC14598B only)
5.0
10
15
100
50
35
50
25
20
Reset Removal Time
trem
5.0
10
15
20
20
20
– 25
– 15
– 10
ns
* The formulas given are for the typical characteristics only at 25
_
C.
#Data labelled “Typ” is not to be used for design purposes but is intended as an indication of the IC’s potential performance.
background image
MOTOROLA CMOS LOGIC DATA
MC14597B MC14598B
4
MC14597B FUNCTION DIAGRAM
ENABLE
4
RESET
2
STROBE
6
DATA
3
TO OTHER
LATCHES
TO OTHER
LATCHES
VDD
VDD
VDD
VSS
ONE LATCH
ZERO
SELECT
SEVEN
SELECT
5
FULL
1
D0
15
D1
14
D2
13
D3
12
D4
11
D5
10
D6
9
D7
INCREMENT
7
R
CLK
3 STAGE COUNTER
AND DECODER
ADDITIONAL 7 LATCHES
R
D Q
CLK
MC14597B TIMING DIAGRAMS
NOTES:
1. High–impedance output state (another device controls bus).
2. Reset in High state.
* 1.4 V with VDD = 5.0 V
D6 (INTERNAL)
D7 (INTERNAL)
INCREMENT
DATA
STROBE
FULL
RESET
tWL
tWH
20 ns
90%
10%
tsu th
tW
10%
90%
20 ns
tPHL
trem
50%
tW
Dn
FULL
ENABLE
tTLH
tTHL
90%
90%
10%
10%
tPHL
tWL
1
*
*
NOTE: Enable in High state.
tsu
background image
MOTOROLA CMOS LOGIC DATA
5
MC14597B MC14598B
MC14598B FUNCTION DIAGRAM
ENABLE
4
RESET
2
STROBE
6
DATA
3
TO OTHER
LATCHES
VDD
VSS
EACH LATCH
ZERO
SELECT
1
D0
17
D1
16
D2
15
D3
14
D4
13
D5
12
D6
11
D7
ADDRESS
DECODER
ADDITIONAL 7 LATCHES
A0
7
A1
8
A2
10
TO OTHER
LATCHES
(M.S.B)
MC14598B TIMING DIAGRAM
* 1.4 V with VDD = 5.0 V
NOTES:
1. High–impedance output state (another device controls bus).
2. Output Load as for MC14597B.
D7
RESET
A0, A1, A2
DATA
STROBE
ENABLE
90%
10%
50%
50%
tPHL
tPLH
1
tTHL
tPLH
90%
10%
tTLH
tW
50%
20 ns
90%
10%
tsu th
th
tsu
90%
10%
50%
90%
10%
20 ns
tW
20 ns
tW
*
background image
MOTOROLA CMOS LOGIC DATA
MC14597B MC14598B
6
TRUTH TABLE FOR MC14597B
Address
Increment
Enable
Reset
Counter
Full
X
1
Count Up
X
1
No Change
X
1
0
Reset to Zero
Set to One
X
0
1
No Change
Set to One
If at
To Zero on
X
1
1
ADDRESS 7
Falling Edge
of STROBE
X = Don’t care
LATCH TRUTH TABLE
Address
Other
Strobe
Reset
Latch
Latches
0
1
*
*
1
1
Data
*
X
0
0
0
* = No change in state of latch
X = Don’t care
TEST LOAD
ALL OUTPUTS
Dn
+5.0 V
RL = 2.5 k
11.7 k
130 pF
Circuit diagrams external to or containing Motorola prod-
ucts are included as a means of illustration only. Complete
information sufficient for construction purposes may not be
fully illustrated. Although the information herein has been
carefully checked and is believed to be reliable. Motorola
assumes no responsibility for inaccuracies. Information here-
in does not convey to the purchaser any license under the
patent rights of Motorola or others.
The information contained herein is for guidance only, with
no warranty of any type, expressed or implied. Motorola re-
serves the right to make any changes to the information and
the product(s) to which the information applies and to discon-
tinue manufacture of the product(s) at any time.
background image
MOTOROLA CMOS LOGIC DATA
7
MC14597B MC14598B
OUTLINE DIMENSIONS
P SUFFIX
PLASTIC DIP PACKAGE
CASE 648–08
ISSUE R
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN
FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.
–A–
B
F
C
S
H
G
D
J
L
M
16 PL
SEATING
1
8
9
16
K
PLANE
–T–
M
A
M
0.25 (0.010)
T
DIM
MIN
MAX
MIN
MAX
MILLIMETERS
INCHES