background image
¡ Semiconductor
MSM6690
5
¡ Semiconductor
MSM6690
ROM Interface IC
GENERAL DESCRIPTION
The MSM6690 can drive three devices of 131,072 x 8-bit EPROM or Mask ROM.
The MSM6690 contains a built-in internal address generator circuit and one external clock input
that enables contiued serial read operations. The internal address counter is automatically
incremented by one each read operation. The external serial address input allows 1,024 words
to be addressed in the X-direction, and 1,024 words in the Y-direction.
*
ROM is selected through CS1, CS2 and CS3 pins.
FEATURES
• Capable of driving three devices of 1 Mbit EPROM
• Capable of driving three devices of 1 Mbit Mask ROM
• Supply voltage
: Single 5 V
• Package options
: 42-pin plastic DIP (DIP42-P-600) (Product name: MSM6690RS)
44-pin plastic QFP (QFP44-P-910-2K) (Product name: MSM6690GS-2K)
*
Available combinations
MSM6388/6588
MSM6688/6788/6789A
+
+
MSM6389/6587/6586
(MSM6684/6685)
+
+
MSM6690
MSM6690
+
+
ROM
ROM
Note: When driving the MSM6690 with the MSM6388 or the MSM6588, a serial register
(MSM6389, MSM6688 or MSM6586) is required.
In the case of the MSM6688, MSM6788 and MSM6789A, a playback system can be
constructed without a serial register (MSM6684 or MSM6685).
background image
¡ Semiconductor
MSM6690
5
BLOCK DIAGRAM
A7
MULTIPLEXER
Y-ADDRESS
COUNTER
X-ADDRESS
COUNTER
X-ADDRESS
REGISTER
Y-ADDRESS
REGISTER
A0
A6
A16
SADX
SASX
SADY
SASY
TAS
RDCK
CS3
CS2
CS1
CK
CK
CK
LD
LD
10
10
3
V
DD
GND
TEST
TEST01
TEST02
D0
D7
D
OUT
CE2
CE3
CS CONTROLLER
Sin
Sin
CK
background image
¡ Semiconductor
MSM6690
5
PIN CONFIGURATION (TOP VIEW)
20
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
D2
DOUT
TEST01
TEST02
TEST
TAS
RDCK
A16
A15
A12
A7
A6
A5
A4
A3
A2
A1
A0
D0
D1
D4
V
DD
SADX
SADY
SASX
SASY
CS3
CS2
CS1
A14
A13
A8
A9
A11
A10
CE2
CE3
D7
D6
D5
23
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
21
GND
D3
22
42-Pin Plastic DIP
background image
¡ Semiconductor
MSM6690
5
33
32
31
30
29
28
27
26
25
24
23
1
2
3
4
5
6
7
8
9
10
11
RDCK
A16
A15
A12
A7
A6
A5
A4
A3
A2
A1
CS3
CS2
CS1
A14
A13
A8
A9
A11
A10
CE2
CE3
44
43
42
41
40
39
38
37
36
35
34
TAS
TEST
TEST02
TEST01
DOUT
V
DD
V
DD
SADX
SADY
SASX
SASY
12
13
14
15
16
17
18
19
20
21
22
A0
D0
D1
D2
GND
V
DD
D3
D4
D5
D6
D7
44-Pin Plastic QFP
PIN CONFIGURATION (TOP VIEW) (Continued)
background image
¡ Semiconductor
MSM6690
5
PIN DESCRIPTIONS
Symbol
Type
Description
V
DD
Power Supply
GND
Ground
SADX
I
(SERIAL ADDRESS) Starting X address.
1024 words are addressed, and 1024 address data can be input as serial data
of 10 bit (AX0 to AX9) via SADX pin.
SADY
I
(SERIAL ADDRESS) Starting Y address.
1024 words are addressed, and 1024 address data can be input as serial data
of 10 bit (AY0 to AY9) via SADY pin.
SASX
I
(SERIAL ADDRESS STROBE) Clock to load X address's serial address data to
internal register.
SASY
I
(SERIAL ADDRESS STROBE) Clock to load Y address's serial address data to
internal register.
TAS
I
(TRANSFER ADDRESS STROBE) Serial address data loaded in address
register, to internal address counter.
X address and Y address data are loaded at fall of TAS pin.
RDCK
I
(READ CLOCK) Clock to read data in data register.
Internal operation starts on falling edge of RDCK, and data in the data register
is output via DOUT pin. And internal address counter is automatically
incremented by one due to the falling of RDCK.
DOUT
O
(DATA OUT) In case CS1, CS2 and CS3 are all at "H" level, or RDCK is at "H"
level data output pin is always at high impedance state.
When "H" level data or "L" level data is read out, output pin is set to "H" level or
"L" level and its read data is kept until RDCK turns to "H" level.
CS1
CS2
CS3
I
(CHIP SELECT) Three ROMS selection.
CS1
CS2
CS3
CE2
CE3
L
H
H
H
L
L
H
H
H
L
H
L
H
H
H
H
H
When CS1, CS2 and CS3 are all set to "H" level, all input/output pins become
disabled. By use of these pins, three ROM data output pins can be connected
in parallel.
CE2
CE3
O
(CHIP ENABLE) ROM enable.
Connect it to ROM's CE.
A0 - A16
O
(ADDRESS OUT) ROM address.
TEST
I
IC test.
Input "L" level data.
D0 - D7
I
(DATA IN) ROM data.
TEST01
TEST02
O
IC test.
Set to open.
background image
¡ Semiconductor
MSM6690
5
ABSOLUTE MAXIMUM RATINGS
RECOMMENDED OPERATING CONDITIONS
Parameter
Symbol
Range
Unit
Power Supply Voltage
Operating Temperature
V
DD
T
op
+3.0 to +6.0
–40 to +85
V
°C
(GND = 0 V)
ELECTRICAL CHARACTERISTICS
DC Characteristics
*
Typical operation is with V
DD
= 5.0 V, Ta = 25
°
C
Parameter
Symbol
Condition
Rating
Unit
Power Supply Voltage
Input Voltage
Output Voltage
Input Current
Output Current
Storage Temperature
V
DD
V
I
V
O
I
I
I
O
T
STG
Typical:
Ta = 25°C
GND = 0 V
–0.3 to +7.0
–0.3 to V
DD
+0.3
–0.3 to V
DD
+0.3
–10 to +10
–20 to +20
–55 to +150
V
V
V
mA
mA
°C
Parameter
Symbol
Condition
"H" level Input Voltage
"L" level Input Voltage
"H" level Input Current
"L" level Input Current
3-state Output Leak Current
(with open drain output)
V
IH
V
IL
I
IH
I
IL
I
OZH
I
OZL
V
IH
= V
DD
CMOS level input
V
IL
= GND
V
OL
= GND
Unit
V
V
mA
mA
mA
Max.
V
DD
+0.3
1.5
10
10
Typ.*
0.01
–0.01
0.01
–0.01
Min.
3.5
–0.3
–10
–10
"H" level Output Voltage
V
OH
I
OH
= –5.0 mA
V
V
DD
4.2
2.4
"L" level Output Voltage
V
OL
I
OL
= 5.0 mA
V
0.5
0.24
GND
Supply Current at Standby
I
DS
Output open V
IH
= V
DD
mA
100
0.1
V
IL
= GND
Supply Current at Operating
I
DD
mA
2
CMOS level input
V
OH
= V
DD
(V
DD
= 5.0 V ± 10%, GND = 0 V, Ta = –40 to +85°C)
background image
¡ Semiconductor
MSM6690
5
APPLICATION CIRCUITS
V
DD
SAD
SAS
TAS
RWCK
WE
DI/O
CS1
CS2
CS3
CS4
GND
TEST
GND
MSM6690
V
DD
D0
D7
A0
A16
D0
D7
A0
A16
D0
D7
A0
A16
D0
D7
A0
A16
V
CC
V
PP
V
CC
V
PP
V
CC
V
PP
GND
CE
OE
GND
CE
OE
GND
CE
OE
SADX
SADY
SASX
SASY
TAS
RDCK
DOUT
CS1
CS2
CS3
27C1000
27C1000
27C1000
MSM6388
MSM6588
TEST01
TEST02
CE2
CE3
PGM
PGM
PGM
SAD
AU/D
TEST TEST TEST TEST V
DD
GND
TEST
MSM6389
SAS
TAS
RWCK
WE
CS
DOUT
DIN
Example of application circuit where MSM6388/6588,a 1-Mbit serial register,
and three 1-Mbit EPROMs are connected.
background image
¡ Semiconductor
MSM6690
5
APPLICATION CIRCUITS (Continued)
V
DD
SADX
SAS
TAS
RWCK
DROM
CS1
CS2
CS3
CS4
GND
TEST
GND
MSM6690
V
DD
D0
D7
A0
A16
D0
D7
A0
A16
D0
D7
A0
A16
D0
D7
A0
A16
V
CC
V
PP
V
CC
V
PP
V
CC
V
PP
GND
CE
OE
GND
CE
OE
GND
CE
OE
SADX
SADY
SASX
SASY
TAS
RDCK
DOUT
CS1
CS2
CS3
27C1000
27C1000
27C1000
MSM6688
MSM6789A
TEST01
TEST02
CE2
CE3
PGM
PGM
PGM
SADY
D0
D7
A0
A16
V
CC
V
PP
GND
CE
OE
27C1000
PGM
Example of application circuit where MSM6688/6789A
and four 1-Mbit EPROMs are connected.