MCM6729C
1
MOTOROLA FAST SRAM
256K x 4 Bit Fast Static Random
Access Memory
The MCM6729C is a 1,048,576 bit static random access memory organized
as 262,144 words of 4 bits. Static design eliminates the need for external clocks
or timing strobes.
Output enable (G) is a special control feature that provides increased system
flexibility and eliminates bus contention problems.
This device meets JEDEC standards for functionality and revolutionary pinout,
and is available in a 400 mil plastic small–outline J–leaded package.
•
Single 5 V
±
10% Power Supply
•
Fully Static — No Clock or Timing Strobes Necessary
•
All Inputs and Outputs Are TTL Compatible
•
Three State Outputs
•
Fast Access Times: 6, 7 ns
•
Center Power and I/O Pins for Reduced Noise
BLOCK DIAGRAM
ROW
DECODER
MEMORY
MATRIX
512 ROWS x 512 x 4
COLUMNS
INPUT
DATA
CONTROL
COLUMN I/O
COLUMN DECODER
A
A
A
A
A
A
A
A
DQ
A
A
A
A
A
E
W
VCC
VSS
A
A
A
A
DQ
G
A
Order this document
by MCM6729C/D
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
PIN ASSIGNMENT
MCM6729C
WJ PACKAGE
400 MIL SOJ
CASE 857A–01
32
31
30
29
28
27
26
25
24
23
22
21
2
3
1
5
6
4
7
9
10
8
12
13
11
14
20
15
16
19
18
17
A
A
A
A
E
A
W
A
A
A
VCC
A
A
A
A
DQ
A
G
DQ
A
A
A
A
VSS
VCC
VSS
DQ
DQ
NC
A
NC
NC
A
Address Input
. . . . . . . . . . . . . . . . . . . . .
E
Chip Enable
. . . . . . . . . . . . . . . . . . . . . .
W
Write Enable
. . . . . . . . . . . . . . . . . . . .
G
Output Enable
. . . . . . . . . . . . . . . . . . .
DQ
Data Input/Output
. . . . . . . . . . . . . . .
VCC
+ 5 V Power Supply
. . . . . . . . . . . .
VSS
Ground
. . . . . . . . . . . . . . . . . . . . . . .
NC
No Connection
. . . . . . . . . . . . . . . . . .
PIN NAMES
REV 3
10/9/96
©
Motorola, Inc. 1996
MCM6729C
2
MOTOROLA FAST SRAM
TRUTH TABLE
(X = Don’t Care)
E
G
W
Mode
VCC Current
Output
Cycle
H
X
X
Not Selected
ISB1, ISB2
High–Z
—
L
H
H
Output Disabled
ICCA
High–Z
—
L
L
H
Read
ICCA
Dout
Read Cycle
L
X
L
Write
ICCA
High–Z
Write Cycle
ABSOLUTE MAXIMUM RATINGS
(See Note)
Rating
Symbol
Value
Unit
Power Supply Voltage
VCC
– 0.5 to + 7.0
V
Voltage Relative to VSS for Any Pin Except
VCC
Vin, Vout
– 0.5 to VCC + 0.5
V
Output Current
Iout
±
30
mA
Power Dissipation
PD
1.5
W
Temperature Under Bias
Tbias
– 10 to + 85
°
C
Operating Temperature
TA
0 to + 70
°
C
Storage Temperature — Plastic
Tstg
– 55 to + 125
°
C
NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are
exceeded. Functional operation should be restricted to RECOMMENDED OPER-
ATING CONDITIONS. Exposure to higher than recommended voltages for
extended periods of time could affect device reliability.
DC OPERATING CONDITIONS AND CHARACTERISTICS
(VCC = 5.0 V
±
10%, TA = 0 to 70
°
C, Unless Otherwise Noted)
RECOMMENDED OPERATING CONDITIONS
Parameter
Symbol
Min
Typ
Max
Unit
Supply Voltage (Operating Voltage Range)
VCC
4.5
5.0
5.5
V
Input High Voltage
VIH
2.2
—
VCC + 0.3
**
V
Input Low Voltage
VIL
– 0.5
*
—
0.8
V
*
* VIL (min) = – 0.5 V dc; VIL (min) = – 2.0 V ac (pulse width
≤
2.0 ns) for I
≤
20.0 mA.
** VIH (max) = VCC + 0.3 V dc; VIH (max) = VCC + 2 V ac (pulse width
≤
2.0 ns) for I
≤
20.0 mA.
DC CHARACTERISTICS
Parameter
Symbol
Min
Max
Unit
Input Leakage Current (All Inputs, Vin = 0 to VCC)
Ilkg(I)
—
±
1.0
µ
A
Output Leakage Current (E = VIH, Vout = 0 to VCC)
Ilkg(O)
—
±
1.0
µ
A
Output Low Voltage (IOL = + 8.0 mA)
VOL
—
0.4
V
Output High Voltage (IOH = – 4.0 mA)
VOH
2.4
—
V
POWER SUPPLY CURRENTS
Parameter
Symbol
MCM6729C–6
MCM6729C–7
Unit
Notes
AC Active Supply Current (Iout = 0 mA) (VCC = max, f = fmax)
ICCA
250
220
mA
1, 2, 3
Active Quiescent Current (E = VIL, VCC = max, f = 0 MHz)
ICC2
100
100
mA
AC Standby Current (E = VIH, VCC = max, f = fmax)
ISB1
100
100
mA
1, 2, 3
CMOS Standby Current (VCC = max, f = 0 MHz, E
≥
VCC – 0.2 V,
Vin
≤
VSS + 0.2 V, or
≥
VCC – 0.2 V)
ISB2
60
60
mA
NOTES:
1. Reference AC Operating Conditions and Characterisitics for input and timing (VIH/VIL, tr/tf, pulse level 0 to 3 V, VIH = 3 V).
2. All addresses transition simultaneously low (LSB) and then high (MSB).
3. Data States are all zero.
This device contains circuitry to protect the in-
puts against damage due to high static voltages
or electric fields; however, it is advised that nor-
mal precautions be taken to avoid application of
any voltage higher than maximum rated volt-
ages to these high–impedance circuits.
This BiCMOS memory circuit has been de-
signed to meet the dc and ac specifications
shown in the tables, after thermal equilibrium
has been established. The circuit is in a test
socket or mounted on a printed circuit board
and transverse air flow of at least 500 linear feet
per minute is maintained.
MCM6729C
3
MOTOROLA FAST SRAM
CAPACITANCE
(f = 1.0 MHz, dV = 3.0 V, TA = 25
°
C, Periodically Sampled Rather Than 100% Tested)
Parameter
Symbol
Typ
Max
Unit
Address Input Capacitance
Cin
—
6
pF
Control Pin Input Capacitance
Cin
—
6
pF
Input/Output Capacitance
CI/O
—
8
pF
AC OPERATING CONDITIONS AND CHARACTERISTICS
(VCC = 5.0 V
±
10%, TA = 0 to +70
°
C, Unless Otherwise Noted)
Input Timing Measurement Reference Level
1.5 V
. . . . . . . . . . . . . . .
Input Pulse Levels
0 to 3.0 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input Rise/Fall Time
2 ns
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output Timing Measurement Reference Level
1.5 V
. . . . . . . . . . . . .
Output Load
See Figure 1a
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
READ CYCLE TIMING
(See Notes 1 and 2)
MCM6729C–6
MCM6729C–7
Parameter
Symbol
Min
Max
Min
Max
Unit
Notes
Read Cycle Time
tAVAV
6
—
7
—
ns
3
Address Access Time
tAVQV
—
6
—
7
ns
Enable Access Time
tELQV
—
6
—
7
ns
Output Enable Access Time
tGLQV
—
4
—
4
ns
Output Hold from Address Change
tAXQX
2
—
2
—
ns
Enable Low to Output Active
tELQX
3
—
3
—
ns
4,5,6
Output Enable Low to Output Active
tGLQX
0
—
0
—
ns
4,5,6
Enable High to Output High–Z
tEHQZ
—
3
—
3.5
ns
4,5,6
Output Enable High to Output High–Z
tGHQZ
—
3
—
3.5
ns
4,5,6
NOTES:
1. W is high for read cycle.
2. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycles.
3. All read cycle timings are referenced from the last valid address to the first transitioning address.
4. At any given voltage and temperature, tEHQZ (max) < tELQX (min), and tGHQZ (max) < tGLQX (min), both for a given device and from
device to device.
5. Transition is measured 200 mV from steady–state voltage with load of Figure 1b.
6. This parameter is sampled and not 100% tested.
7. Device is continuously selected (E = VIL, G = VIL).
8. Addresses valid prior to or coincident with E going low.
OUTPUT
Z0 = 50
Ω
RL = 50
Ω
VL = 1.5 V
(a)
(b)
5 pF
+5 V
OUTPUT
255
Ω
480
Ω
The table of timing values shows either a
minimum or a maximum limit for each param-
eter. Input requirements are specified from
the external system point of view. Thus, ad-
dress setup time is shown as a minimum
since the system must supply at least that
much time On the other hand, responses
from the memory are specified from the de-
vice point of view. Thus, the access time is
shown as a maximum since the device never
provides data later than that time.
TIMING LIMITS
Figure 1. AC Test Loads
MCM6729C
4
MOTOROLA FAST SRAM
READ CYCLE 1
(See Note 7)
Q (DATA OUT)
A (ADDRESS)
DATA VALID
PREVIOUS DATA VALID
tAVAV
tAXQX
tAVQV
READ CYCLE 2
(See Note 8)
tEHQZ
DATA VALID
tGHQZ
tAVAV
tELQX
tELQV
E (CHIP ENABLE)
Q (DATA OUT)
A (ADDRESS)
tAVQV
tGLQX
tGLQV
G (OUTPUT ENABLE)
MCM6729C
5
MOTOROLA FAST SRAM
WRITE CYCLE 1
(W Controlled, See Notes 1 and 2)
MCM6729C–6
MCM6729C–7
Parameter
Symbol
Min
Max
Min
Max
Unit
Notes
Write Cycle Time
tAVAV
6
—
7
—
ns
3
Address Setup Time
tAVWL
0
—
0
—
ns
Address Valid to End of Write
tAVWH
6
—
7
—
ns
Address Valid to End of Write,
G High
tAVWH
6
—
7
—
ns
Write Pulse Width
tWLWH
tWLEH
6
—
7
—
ns
Write Pulse Width, G High
tWLWH
tWLEH
6
—
7
—
ns
Data Valid to End of Write
tDVWH
3
—
3.5
—
ns
Data Hold Time
tWHDX
0
—
0
—
ns
Write Low to Data High–Z
tWLQZ
—
3.5
—
3.5
ns
4,5,6
Write High to Output Active
tWHQX
3
—
3
—
ns
4,5,6
Write Recovery Time
tWHAX
1
—
1
—
ns
NOTES:
1. A write occurs during the overlap of E low and W low.
2. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycles.
3. All write cycle timings are referenced from the last valid address to the first transitioning address.
4. Transition is measured 200 mV from steady–state voltage with load of Figure 1b.
5. This parameter is sampled and not 100% tested.
6. At any given voltage and temperature, tWLQZ max < tWHQX min both for a given device and from device to device.
WRITE CYCLE 1
DATA VALID
tDVWH
tAVWL
tAVWH
tAVAV
tWHAX
tWLWH
tWHDX
tWLQZ
tWHQX
HIGH–Z
HIGH–Z
A (ADDRESS)
W (WRITE ENABLE)
E (CHIP ENABLE)
Q (DATA OUT)
D (DATA IN)
tWLEH
MCM6729C
6
MOTOROLA FAST SRAM
WRITE CYCLE 2
(E Controlled, See Notes 1 and 2)
MCM6729C–6
MCM6729C–7
Parameter
Symbol
Min
Max
Min
Max
Unit
Notes
Write Cycle Time
tAVAV
6
—
7
—
ns
3
Address Setup Time
tAVEL
0
—
0
—
ns
Address Valid to End of Write
tAVEH
6
—
7
—
ns
Enable to End of Write
tELEH
5
—
6
—
ns
4,5
ELEH
tELWH
Data Valid to End of Write
tDVEH
3
—
3.5
—
ns
Data Hold Time
tEHDX
0
—
0
—
ns
Write Recovery Time
tEHAX
0
—
0
—
ns
NOTES:
1. A write occurs during the overlap of E low and W low.
2. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycles.
3. All write cycle timings are referenced from the last valid address to the first transitioning address.
4. If E goes low coincident with or after W goes low, the output will remain in a high impedance condition.
5. If E goes high coincident with or before W goes high, the output will remain in a high impedance condition.
WRITE CYCLE 2
tEHDX
tDVEH
tEHAX
tELWH
tELEH
tAVEL
tAVEH
DATA VALID
tAVAV
HIGH–Z
A (ADDRESS)
W (WRITE ENABLE)
E (CHIP ENABLE)
Q (DATA OUT)
D (DATA IN)
ORDERING INFORMATION
(Order by Full Part Number)
Motorola Memory Prefix
Part Number
Package (WJ = 400 mil SOJ)
Full Part Numbers — MCM6729CWJ6
MCM6729CWJ7
MCM6729CWJ6R
MCM6729CWJ7R
Shipping Method (R = Tape and Reel, Blank = Rails)
Speed (6 = 6 ns, 7 = 7 ns)
MCM 6729C WJ
X
X
MCM6729C
7
MOTOROLA FAST SRAM
PACKAGE DIMENSIONS
32–LEAD
400 MIL SOJ
CASE 857A–01
S
T
0.25 (0.010)
A
B
S
S
S
T
0.17 (0.007)
A
B
S
S
S
T
0.17 (0.007)
B
A
S
S
S
T
0.17 (0.007)
B
A
S
S
32
17
16
1
MIN
MIN
MAX
MAX
MILLIMETERS
INCHES
DIM
A
B
C
D
E
F
G
K
L
N
P
R
S
20.83
10.03
3.26
0.41
2.24
0.67
0.89
0.89
11.05
9.27
0.77
21.08
10.29
3.75
0.50
2.48
0.81
1.14
1.14
11.30
9.52
1.01
0.820
0.395
0.128
0.016
0.088
0.026
0.035
0.035
0.435
0.365
0.030
0.830
0.405
0.148
0.020
0.098
0.032
0.045
0.045
0.445
0.375
0.040
1.27 BSC
0.64 BSC
0.050 BSC
0.025 BSC
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. TO BE DETERMINED AT PLANE -T-.
4. DIMENSION A & B DO NOT INCLUDE MOLD
PROTRUSION. MOLD PROTRUSION SHALL NOT
EXCEED 0.15 (0.006) PER SIDE.
5. DIMENSION A & B INCLUDE MOLD MISMATCH AND
ARE DETERMINED AT THE PARTING LINE.
G
K
0.10 (0.004)
SEATING
PLANE
-T-
D
32 PL
DETAIL Z
RADIUS
R
-B-
P
F
32 PL
N
NOTE 3
NOTE 3
DETAIL Z
S
C
E
-A-
L
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and
specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters which may be provided in Motorola
data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals”
must be validated for each customer application by customer’s technical experts. Motorola does not convey any license under its patent rights nor the rights of
others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other
applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury
or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola
and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees
arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that
Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal
Opportunity/Affirmative Action Employer.
Mfax is a trademark of Motorola, Inc.
How to reach us:
USA / EUROPE / Locations Not Listed: Motorola Literature Distribution;
JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 4–32–1,
P.O. Box 5405, Denver, Colorado 80217. 303–675–2140 or 1–800–441–2447
Nishi–Gotanda, Shinagawa–ku, Tokyo 141, Japan. 81–3–5487–8488
Mfax
™
: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609
ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
– US & Canada ONLY 1–800–774–1848
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298
INTERNET: http://motorola.com/sps
MCM6729C/D
◊